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 ﺍﳌﺴﺘﺨﻠﺺ
 
ﻳﻌﺘﱪ ﻓﻴﻬﺎ ﺃﺳﻠﻮﺏ ﺍﻟﻨﻘﻞ ﻏﲑ ﺍﳌﺘﺰﺍﻣﻦ ﻫﻮ ﺍﳊـﻞ ﺍﻷﻛﺜـﺮ  ﻨﻄﺎﻕﻋﺮﻳﻀﺔ ﺍﻟ ﺍﻟﺮﻗﻤﻴﺔ ﻟﻠﺨﺪﻣﺎﺕ ﺍﳌﺘﻜﺎﻣﻠﺔ ﺕ  ﺸﺒﻜﺎﺍﻟ
 ﻟﻨﻘﻞ ﺧﻼﻳﺎ ﺃﺳﻠﻮﺏ ﺍﻟﻨﻘﻞ ﻏﲑ ﺍﳌﺘﺰﺍﻣﻦ ﻋﱪ ﺍﳌﺴﺎﺭ ﺍﻻﻓﺘﺮﺍﺿـﻲ ﺳﺮﻳﻊ ﺃﺳﻠﻮﺏ ﲢﻮﻳﻞ ﺣﺰﻡ ﲢﺘﺎﺝ ﺇﱃ  ﻫﺬﻩ ﺍﻟﺸﺒﻜﺎﺕ ﻗﺒﻮﻻﹰ، 
  .ﺍﳌﺨﺼﺺ ﳍﺎ
ﺘﺰﺍﻣﻦ ﻫﻮ ﺗﻮﺟﻴﻪ ﺍﳋﻼﻳﺎ ﺍﻟﱵ ﺗﺼﻞ ﺍﱄ ﻣﺪﺧﻞ ﳏﺪﺩ ، ﺍﱄ ﺍﳌﺨـﺮﺝ  ﺃﺳﻠﻮﺏ ﺍﻟﻨﻘﻞ ﻏﲑ ﺍﳌ ﳌﻘﺴﻢﺍﻟﻮﻇﻴﻔﺔ ﺍﻷﺳﺎﺳﻴﺔ 
  .ﺍﳌﺨﺼﺺ ﳍﺎ ﻭﺍﻟﺬﻱ ﻳﻌﺮﻑ ﺃﻳﻀﺎﹰ ﲟﻴﻨﺎﺀ ﺍﳋﺮﻭﺝ  
ﺗﻘﺴﻴﻢ ﺍﳌﺴﺎﺣﺎﺕ :   ﻭﻫﻲ ﺍﳌﻘﺎﺳﻢ  ﻟﺒﻨﺎﺀ ﺔﺍﳌﺴﺘﺨﺪﻣ ﻫﻮ ﻣﻨﺎﻗﺸﺔ ﺍﻟﻄﺮﻕ ﺍﻟﺜﻼﺙ ﺍﻟﺮﺋﻴﺴﻴﺔ ،ﺍﻟﺪﺭﺍﺳﺔﺍﳍﺪﻑ ﻣﻦ ﻫﺬﻩ 
  .، ﺍﻟﻮﺳﺎﺋﻂ ﺍﳌﺸﺮﻛﺔ ، ﻭﺍﻟﺬﺍﻛﺮﺓ ﺍﳌﺸﺘﺮﻛﺔ
 ﺍﻟﻘﻀﻴﺐ ﺍﳌﺴﺘﻌﺮﺽ ﻭﺍﻟﺬﻱ ﻛﺎﻥ ﻳـﺴﺘﺨﺪﻡ ﺳـﺎﺑﻘﺎﹰ ﰲ ﻫﻮ ﻣﻘﺴﻢ ﺗﻘﺴﻴﻢ ﺍﳌﺴﺎﺣﺎﺕ ﻘﺴﻢﺳﺎﺳﻴﺔ ﳌﻣﻦ ﺍﻷﻣﺜﻠﺔ ﺍﻷ 
ﻣﻨﺎﻓﺬ ﺍﻟﺪﺧﻞ ﻭﺍﳋﺮﺝ ﰲ ﻫﺬﺍ ﺍﶈﻮﻝ ﻳﺘﻢ ﺭﺑﻄﻬﺎ ﰲ ﻧﻘﺎﻁ ﲢﻮﻳﻞ ﺗـﺴﻤﻲ . ﺷﺒﻜﺎﺕ ﺍﳍﺎﺗﻒ ﺍﻟﱵ ﺗﻌﻤﻞ ﺑﻨﻈﺎﻡ ﲢﻮﻳﻞ ﺍﻟﺪﻭﺍﺋﺮ 
ﻉ ﺟﺪﻳﺪ ﻣـﻦ ﳏـﻮﻻﺕ ﺍﻟﻘـﻀﻴﺐ ﻣﺆﺧﺮﺍﹰ ﰎ ﺗﻄﻮﻳﺮ ﻧﻮ . ﺍﻟﻨﻘﺎﻁ ﺍﳌﺴﺘﻌﺮﺿﺔ ﻭﺗﻜﻮﻥ ﺍﻟﻨﺘﻴﺠﺔ ﺑﻨﻴﺔ ﻋﻠﻲ ﺷﻜﻞ ﻣﺼﻔﻮﻓﺎﺕ 
ﻣﻦ ﻧﺎﺣﻴﺔ ﺃﺧﺮﻱ ﻳﻌﺘﻤﺪ . ﺍﻟﺪﺭﺍﺳﺔﺍﳌﺴﺘﻌﺮﺽ ﻟﺘﻘﻠﻴﻞ ﺍﻟﺰﺣﺎﻡ ﰲ ﺍﳋﻼﻳﺎ ﺍﻟﺪﺍﺧﻠﺔ ﻭﺍﳋﺎﺭﺟﺔ ﻭﺳﻴﺘﻢ ﻣﻨﺎﻗﺸﺔ ﻫﺬﺍ ﺍﻟﻨﻮﻉ ﰲ ﻫﺬﻩ 
ﺭﻭﺑﻦ -ﻭﻧﺪﺍﻳﺘﻢ ﺩﻓﻊ ﺍﳋﻼﻳﺎ ﻣﻦ ﺍﳌﺪﺧﻞ ﺍﱄ ﺍﻟﻨﺎﻗﻞ ﺑﻄﺮﻳﻘﺔ ﺭ . ﻋﻤﻞ ﳏﻮﻝ ﺍﻟﻮﺳﺎﺋﻂ ﺍﳌﺸﺘﺮﻛﺔ ﻋﻠﻲ ﻧﺎﻗﻞ ﻋﺎﻡ ﺫﻭ ﺳﺮﻋﺔ ﻋﺎﻟﻴﺔ 
ﳏـﻮﻝ ﺍﳊـﺰﻡ  ﻭ ﻫﻮ ﺔ ﻳﺘﻢ ﻣﻨﺎﻗﺸﺔ ﺑﻨﻴﺔ ﺃﻛﺜﺮ ﻓﻌﺎﻟﻴﺔ ﳍﺬﺍ ﺍﻟﻨﻮﻉ ﺍﻟﺪﺭﺍﺳﰲ ﻫﺬﻩ . ﺒﻞ ﺍﳋﻼﻳﺎ ﺍﳌﻮﺟﻪ ﻟﻪ ﻓﻘﻂ ﻭﻛﻞ ﳐﺮﺝ ﻳﺴﺘﻘ 
  .ﺪﻣﺞ ﺑﺘﻘﺴﻴﻢ ﺍﻟﺰﻣﻦﻣﺘﻌﺪﺩ ﺍﳌﺴﺎﺭﺍﺕ ﺍﳌﺒﲏ ﻋﻠﻲ ﻧﻈﺎﻡ ﺍﻟ
 ﻳﺘﻢ ﻣﺸﺎﺭﻛﺘﻬﺎ ﺑﲔ ﲨﻴﻊ ﺧﻄﻮﻁ ﺍﻟـﺪﺧﻞ ﺍﳌﺮﺍﻓﺊﺩﻭﺟﺔ ﺰ ﻣ  ﻭﺣﻴﺪﺓ  ﺍﻟﺬﺍﻛﺮﺓ  ﺍﳌﺸﺘﺮﻛﺔ ﳛﺘﻮﻱ ﻋﻠﻲ ﺫﺍﻛﺮﺓ ﻣﻘﺴﻢ
ﰲ .  ﰲ ﻣﺴﺎﺭ ﻭﺣﻴﺪ ﻭﺍﻟﺬﻱ ﻳﻐﺰﻱ  ﺫﺍﻛﺮﺓ ﻋﺎﻣﺔ  ﻟﻠﺘﺨـﺰﻳﻦ ﺇﺩﺧﺎﳍﺎ ﺍﻟﺪﺧﻞ ﻳﺘﻢ ﱵ ﺗﺼﻞ ﺍﱄ ﲨﻴﻊ ﺧﻄﻮﻁ ﺍﳊﺰﻡ ﺍﻟ . ﺮﺝﻭﺍﳋ
ﰲ ﻧﻔﺲ ﺍﻟﻮﻗﺖ ﻳﺘﻢ ﻋﻤﻞ ﻣـﺴﺎﺭ .  ﻋﻠﻰ ﺣﺪﺓ ﺧﺮﺝ ﻛﻞ ﺩﺍﺧﻞ ﻫﺬﻩ ﺍﻟﺬﺍﻛﺮﺓ ﻳﺘﻢ ﺗﻨﻈﻴﻢ ﺍﳊﺰﻡ ﰲ ﺻﻔﻮﻑ ﺧﺮﺝ ﻣﻨﺘﻈﻤﺔ، 
  .ﺇﺭﺳﺎﻝ ﺍﳊﺰﻡ ﻋﱪ ﺧﻄﻮﻁ ﺍﳋﺮﺝﺧﺮﺝ ﻟﻠﺤﺰﻡ ﺑﺎﺳﺘﻌﺎﺩﺓ ﺍﳊﺰﻡ ﻣﻦ ﺻﻔﻮﻑ ﺍﳋﺮﺝ ﺗﺘﺎﺑﻌﺎﹰ ، ﻭﺍﺣﺪ ﻟﻜﻞ ﺻﻒ ﻭﻣﻦ ﰒ ﻳﺘﻢ 
ﺬﺍﻛﺮﺓ ﺍﳌـﺸﺘﺮﻛﺔ ﻭﰎ ﻭﺿـﻊ ﻟﺣﺰﻡ ﺍ ﺍﻟﱵ ﰎ ﺗﻘﺪﳝﻬﺎ ﳌﻘﺎﺳﻢ  ﺍﻟﺬﺍﻛﺮﺓ ﺍﻟﻮﺳﻴﻄﺔ ﺗﻘﺴﻴﻢﻳﻘﺪﻡ ﻫﺬﻩ ﺍﳌﺸﺮﻭﻉ ﻣﺴﺢ ﻋﻦ ﻃﺮﻕ 
 ﺑﺎﺳـﺘﺨﺪﺍﻡ ﺍﻟﻄﺮﻕﰎ ﺍﺧﺘﺒﺎﺭ ﺍﻟﻌﺪﻳﺪ ﻣﻦ . ﺍﻟﺬﺍﻛﺮﺓ ﺍﻟﻮﺳﻴﻄﺔ ﻭﰎ ﺍﺧﺘﺒﺎﺭ ﻗﻮﺓ ﻭﺿﻌﻒ ﻫﺬﻩ ﺍﻟﻄﺮﻕ ﻟﺘﻘﺴﻴﻢ  ﻄﺮﻕﺍﻟﻌﺪﻳﺪ ﻣﻦ ﺍﻟ 
ﺍﻟﺘﺠـﺎﺭﺏ ﰎ ﺍﺳﺘﺨﻼﺹ ﻣﻘﺎﺭﻧﺔ ﻷﻫﻢ ﺍﻟﻄﺮﻕ ﲟﺴﺎﻋﺪﺓ ﻧﺘﺎﺋﺞ ﺍﶈﺎﻛﺎﺓ ﻭﺍﻟﻨﺘـﺎﺋﺞ ﺍﻟـﻮﺍﺭﺩﺓ ﰲ . ﻮﺏ ﺍﶈﺎﻛﺎﺓ ﺑﻮﺍﺳﻄﺔ ﺍﳊﺎﺳ 
  . ﺍﳊﺰﻡ ﺍﻟﺴﺮﻳﻊﻘﺒﻠﻴﺔ ﺍﳌﻤﻜﻨﺔ ﻭﺍﳌﺮﺗﺒﻄﺔ ﺑﺒﻨﻴﺔ ﻣﻘﺴﻢﰎ ﺧﺘﻢ ﺍﻟﺒﺤﺚ ﲟﻨﺎﻗﺸﺔ ﺍﻟﺒﺤﻮﺙ ﺍﳌﺴﺘ.  ﺍﻟﺴﺎﺑﻘﺔ
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Abstract 
 
Broadband ISDN networks, of which ATM is the accepted transfer 
mode solution, require fast packet switches to move the ATM cells along 
their respective virtual paths. The prime purpose of an ATM switch is to 
route incoming cells (packets more generally) arriving on a particular input 
link to the output link, which is also called the output port, associated with 
the appropriate route.  The subject of this thesis is to discuss the three basic 
techniques that have been proposed to carry out the switching (routing) 
function: space-division, shared-medium, and shared-memory. The basic 
example for a space-division switch is a crossbar switch, which has also 
served circuit-switched telephony networks for many years. The inputs and 
outputs in a crossbar switch are connected at switching points called 
crosspoints, resulting in a matrix type of structure. New decomposed 
crossbar switches architecture is developed recently so as to minimize the 
input and output cell contention, this new architecture is discussed in this 
thesis. The operation of a shared-medium switch, on the other hand, is based 
on a common high-speed bus. Cells are launched from input links onto the 
bus in round-robin fashion, and each output link accepts cells that are 
destined to it. A more enhanced architecture of this type; a TDM-Based 
Multibus Packet Switch is discussed in this project. The shared-memory 
(SM) switch, consists of a single dual-ported memory shared by all input and 
output lines. Packets arriving on all input lines are multiplexed into a single 
stream that is fed to the common memory for storage; inside the memory, 
packets are organized into separate output queues, one for each output line. 
Simultaneously, an output stream of packets is formed by retrieving packets 
from the output queues sequentially, one per queue; the output stream is then 
demultiplexed, and packets are transmitted on the output lines. This project 
presents a survey of the buffer management methods that have been 
proposed for shared-memory packet switches. Several buffer management 
policies are described, and their strengths and weaknesses are examined. The 
performances of various policies are evaluated using computer simulations. 
A comparison of the most important schemes is obtained with the help of the 
simulation results and the results provided in the literature. The survey 
concludes with a discussion of the possible future research areas related to 
the Fast packet switch architectures. 
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CHAPTER 1 
 
INTRODUCTION 
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1.1. Statement of the problem: 
 
The telecommunication networks are divided into to major types, 
voice networks, and data networks. The different nature of voice and data 
has pushed the designers to dedicate separate network for each, circuit 
switching network for voice and packet switching network for data. But now 
the trend is to design a single communication system which supports all the 
services in an integrated and unified fashion. The switching technique 
emerging to be the most appropriate is the packet switching. It’s clearly the 
appropriate technique to use for data applications with bursty traffic ; it also 
offer greater flexibility than circuit switching in handling the wide diversity 
of data rates and latency requirements resulting from the integration of 
services. One main challenge therefore has been to design and build packet 
switches capable of switching relatively small packets at extremely high 
rates (say 100 00 to 1000000 packets per second per line).  
 
 
1.2. Background review 
 
In order to go through various architectures of the fast packet switch; 
some concepts and definitions must be first introduced. 
  
1.2.1. Fast Packet switching Definition: 
 
Packet switching refers to protocols in which messages are divided 
into packets before they are sent. Each packet is then transmitted 
individually and can even follow different routes to its destination. Once all 
the packets forming a message arrive at the destination, they are recompiled 
into the original message.  
Most modern Wide Area Network (WAN) protocols, including 
TCP/IP, X.25, and Frame Relay, are based on packet-switching 
technologies. In contrast, normal telephone service is based on a circuit-
switching technology, in which a dedicated line is allocated for transmission 
between two parties. Circuit-switching is ideal when data must be 
transmitted quickly and must arrive in the same order in which it's sent. This 
is the case with most real-time data, such as live audio and video. Packet 
 12
switching is more efficient and robust for data that can withstand some 
delays in transmission, such as e-mail messages and web pages.  
A new technology, ATM, attempts to combine the best of both 
worlds; the guaranteed delivery of circuit-switched networks and the 
robustness and efficiency of packet-switching networks.  
1.2.2. Networking and switching   
 
Networking refers to the configuration of transmission facilities into a 
network that can serve a number of geographical distributed users. 
Geographically distribution does not imply that users are widely separated, 
although the distance may affect the type of network required. As fully 
connected topology for a network serving N sites requires N (N-1)/2 links 
and this is practical only for small N. 
 Figure .1.1 shows a topology of partially connected nodes 
  
     
 
Fig .1.1 partially connected topology. 
 
Switching on the other hand refers to the means by which to allocate 
the limited transmission facilities to the users so as to provide a certain 
degree of connectivity among them. Thus the combination of networking 
and switching is what provide connectivity among users in an economic and 
efficient way. 
Node 
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Although we find today a variety of networks designed to meet 
different needs, they are all based on two principal switching techniques, 
called circuit switching and packet switching. 
 In circuit switching, a complete path of connected links from the 
origin to the destination is set up at the time the call is made, and the path 
remain connected and dedicated to that call until is released by the 
communicating parties. The path is set up by special signaling message that 
finds its way through the network from the origin to the destination. Once 
the path is completed, a return signal informs the source of that fact, and the 
source can then begin to transmit. From this point on, the switches are 
virtually transparent to the transfer of information from the source to the 
destination; that is for all practical purposes, the two end users have a 
continuous circuit connecting them for the entire duration of the 
conversation. Circuit switching is used in the telephone network for voice 
communication. 
  
In data communications applications, the exchange of information 
among users takes place in the form of blocks of data referred to as 
messages. To best fit the characteristics and requirements of such exchanges, 
message switching has been introduced. For transmission purposes, a 
massage consists of a user’s data to be transmitted, a header containing 
control information (e.g., source and destination addresses, message type, 
priority, etc.) and a checksum used for error control purposes. The switches 
are computers with special processing and storage capabilities. Consider for 
example a wide area network with a general mesh topology (see fig1.2). 
First the message is transmitted from the user device to the switch to 
witch it is attached. Once the message is entirely received, the switch 
examines its header, and selects the next transmission channel on which to 
forward the message accordingly; the same process is then used from switch 
to switch until the message is delivered to its destination. (This transmission 
technique is also appropriately referred to as the store-and-forward 
technique.) 
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Fig .1.2. A wide area computer communications network. 
 
 
 
 
 
 
1.2.3. Store and forward and channel utilization 
 
 Circuit switching is likely to be cost effective only on those situations 
where, once the circuit is set up; there will be a relatively steady flow of 
information. This is certainly the case of the voice communication, so circuit 
switching is the technique commonly used in the telephone system. 
Communication among computers, however, tends to be bursty. Burstiness 
is characterized by random gaps encountered in the message- generation 
process, variability of the message size, and the low tolerance of delay by 
the user. The users and devices require the communication resources 
relatively infrequently; but when they do, a relatively rapid response is 
important. If an end to end circuit were to be set up connecting the end users, 
then one must assign sufficient transmission bandwidth to the circuit in order 
to meet the delay constraint; given the random gaps in the message 
generation process, the resulting channel utilization is low. If the circuit of 
high bandwidth were set up and released for each message-transmission 
Computer 
Packet switch
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request, then the set up time incurred with each request would be large 
compared to the transmission time of the message, resulting again in low 
channel utilization. For bursty users, store – and-forward transmission 
technique offer a more efficient solution, as a message occupies a particular 
communications link only for the duration of it’s transmission on those 
links; the rest of the time it is stored at some intermediate switch and the 
links are available for transmission of other messages. The main 
characteristic of store-and-forward transmission over circuit switching is that 
the communication bandwidth is dynamically allocated, and the allocation is 
done on the basis of a particular link in the network and a particular message 
(for a particular source-destination pair). 
 
 Packet switching is a variant of message switching. Here, the blocks 
of data that can be transmitted over the network are not allowed to exceed a 
given maximum length; they are referred to as packets. Messages exceeding 
that length are broken up into several packets which are transmitted 
independently in a store -and -forward manner. Packet switching achieves 
the benefits discussed so far of message switching and offer added features. 
It provides the full advantage of the dynamic and fair allocation of the 
bandwidth, even when the message varies considerably in length.  
 Here are some advantages of packet switching over message 
switching [1]: 
• With packet switching, the end-to-end transmission delay of a 
message is smaller than that of achieved with message switching due 
to pipelining effect; that is many packets of a message may be in 
transmission simultaneously over successive links of a path from 
source to destination.  
• Packet switching tends to require smaller storage capacities at all the 
intermediate switches, owing to their limited size, 
• Packets are less likely to be rejected at a node than are full size 
messages. 
• Error recovery procedure tends to be more efficient with packet 
switching because, again owing to their limited size. Packets are less 
prone to transmission errors than messages; and when an error does 
occur in a packet over a transmission line, only that packet needs to 
be retransmitted on that link. 
 
Obviously packet switching requires additional functionality and 
processing, such as the reordering of packets of a given message that may 
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arrive at the destination out of order. The efficient utilization of transmission 
facilities, coupled with the continuous progress in digital processing 
technology, has rendered packet switching the more economical and thus 
preferred mode of switching for data communication since its introduction in 
the late sixties. 
 
1.2.4 Integrated service Digital Network 
 
Today, the trend is toward the design of a single communications 
system which provides all services simultaneously in a unified fashion. 
Originally, analogue transmission was used throughout the telephone 
network. With the advent of digital signal processing and computer 
technologies, digital switches and digital transmission facilities gradually 
replaced electromechanical switches and the analog facilities between them. 
Internal to the network speech signal is digitized using pulse-code 
modulation (PCM), producing data at the constant rate of 64Kb/s, and thus a 
voice channel becomes merely a 64Kb/s data channel, subscribers loops (the 
twisted pairs connecting the user telephone to the central office), however, 
remain analog. (That is why data transmission over the telephone network 
requires the use of a modem.) ISDN extends digital transmission capabilities 
to the existing twisted pair loop and provide the subscriber with two 64Kb/s 
circuit switched channels (called the B channels) and one 16Kb/s packet 
switched channel (called the D channel). The D channel carries the signaling 
information needed to manage the two B channels and may carry some user 
data in packet mode. Business subscribers can be provided with a primary 
rate equal to 2.048 Mb/s, the rate available on E1 carriers. Thus with ISDN, 
digital communication at the aggregate rate of 144 Kb/s is made available 
for homes and offices as easy as telephone services today. 
The major characteristic of ISDN is that it is a public end to end 
digital telecommunication network, and as such it provides the basic 
communication capability for a wide range of user applications. An ISDN 
socket supports wide variety of devices including the telephone, a personal 
computer, a graphic station, a television, and devices yet to be invented, and 
would provide data transmission and switching capabilities from end to end 
communication. It eliminates in many instances the need for a separate data 
network. 
 One last note about narrow-band ISDN. Although the user sees an 
integration of services, internally the two switching techniques will remain 
at first isolated and provided separately. Existing circuit switches continue to 
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provide the end to end 64 Kb/s circuits regardless of weather they are used 
for voice or data, and separate packet switches are added to offer the packet 
switched service available in the D channels. Thus aside from the D channel, 
which is mostly for control and signaling, all the narrow-band ISDN offers 
subscribers is 64Kb/s end-to-end circuit for data transmission. 
 
1.2.5 Broad band ISDN and Fast Packet Switching 
 
 The constant desire to achieve larger transmission bandwidth than is 
possible with radio or wire media has led to the consideration of optical 
communications.  
 While fiber optics technology provides the necessary bandwidth for 
transmission purposes, the creation of a network that can provide high 
bandwidth services to the users remains a challenge. The bottleneck comes 
primarily from switching. As it is projected that such high speed networks 
will carry all applications (voice, data video and images) in an integrated 
fashion, the most appropriate switching technique is emerging to be packet 
switching. 
 Thus the main challenge remains to build packet switches which can 
handle rates on the order of 100000 to 1000000 packets per second per input 
line. The first switches being considered for this purpose are being 
implemented electronically, using very large scale integrated circuit 
technology.  
 
1.2.6 Packet switch definition and functionality  
 
 A packet switch is a box with N inputs and N outputs which routes the 
packets arriving of its inputs to their requested outputs. For simplicity we 
begin with the assumption that all lines have the same transmission capacity, 
all packets are of the same size, and that the arrival times of packets at the 
various input lines are time- synchronized, and we consider the operation of 
the switch to be synchronous. We also assume that each packet is destined to 
a single output port. However, there is no correlation among arriving packets 
as far as their destination requests are concerned, and thus more than one 
packet arriving in the same slot may be destined to the same output port. We 
refer to such an event as output conflict. Due to output conflicts, buffering of 
packets within the switch must be provided. Thus a packet switch is a box, 
which provides two functions: routing (or, equivalently, switching) and 
buffering. 
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 An ideal switch is one that can route all packets from their input lines 
to their requested output lines without loss and with the minimum transit 
delay possible, while preserving the order in which they have arrived to the 
switch. The switch should also have sufficient buffering capacity so as not to 
lose any packet due to lack of buffers. (Note that if packets arriving in each 
slot present no conflicts, then virtually no buffering would be required.) 
 
Besides the basic switching operation that is performed by a switch, 
there are two other functions that may at times be required. The first is 
multicast operation. Depending on the application being serviced, it may be 
necessary for a packet originating at a source node in the network to be 
destined to more than one destination. This could be accomplished by 
creating multiple copies of the packet at the source node, each destined to 
one of the desired destinations, and routing the copies independently. 
Alternatively, ,multicast routing may be achieved by requiring the switches 
in the network to have the capability to replicate a packet at several of their 
output ports, according to information provided for that purpose, thus 
reaching the multiple destinations from a single packet originating at the 
source. This mode of operation results in lower traffic throughout the 
network but at the expense of higher complexity in switch design. The 
second function that may be required of a switch is the priority function. It 
consists of the ability to differentiate among packets according to priority 
information provided in them, and to give preferential treatment to higher 
priority packets. Multicast and priority functions are achieved in the various 
architectures by various means, which are not going to be covered in this 
thesis. 
the technology used in implementing the switch places certain 
limitations on the size of the switch and line speeds; thus to build large 
switches, many modules are interconnected in a multistage configuration, 
which provides multiple paths from the inputs to the outputs, thus offering 
the concurrency required to handle the large size. See fig.1.5 (a) shows the 
configuration with only one path between an input and an output, (b) shows 
the configuration with 32 different paths between each input and output, 
and(c) shows the configuration with 64 different paths between each input 
and output. 
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1.2.7 Traffic pattern and packet switch performance 
 
 An important factor affecting the performance of a packet switch is 
the traffic pattern according to which packets arrive at its inputs. The traffic 
pattern is determined by: 
1. The process which describes the arrival of packets at the inputs of the 
switch. 
2. The destination request distribution for arriving packets. 
The simplest traffic pattern of interest is one whereby the process 
describing the arrival of packets at an input line is a Bernoulli process with 
parameter p. independent from all other input lines, and whereby the 
requested output port for a packet is uniformly chosen among all output 
ports, independently for all arriving packets. Such a traffic pattern is referred 
to as the independent uniform traffic pattern. Other traffic pattern may 
actually arise which exhibit dependencies in the packet arrival processes as 
well as in the distribution of output ports requested. For example, packets 
may arrive at an input line in the form of bursts of random lengths, with all 
packets in a burst destined to the same output port. The traffic pattern in this 
case is defined in terms of the distributions of burst lengths, of the gap 
between consecutive bursts, and of the requested output port for each burst. 
Such a traffic pattern may be referred to as the bursty traffic pattern.  
 
  1.3 Objectives: 
 
 While the functionality required for a fast packet switch is quite 
simple and is practically the same as that required of packet switches used 
traditionally in computer networks, the challenge here is to design switches 
that meet the speeds required. Several architectural designs have emerged in 
the recent years. These may be classified into three categories; namely the 
space-division type, the shared-medium type and shared memory type. 
Each of these categories presents features and attributes of its own which are 
identified in this survey.  
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Fig .1.5. The construction of large switches using modules in multistage 
configurations.                                             
 
32X32 
 
32X32 
 
32X32 
 
32X32 
32 
 
32X32 
 
32X32 
 
32X32 
 
32X32 
32 
 
32X32 
 
32X32 
 
32X64 
 
32X64 
 
32X32 
 
32X32 
32 
 
64X32 
 
64X32 
 64 
(c) 
(b) 
(a) 
 21
1.4 The approach: 
  
 The basic designs of fast packet switches for each type is first 
highlighted, then recent designs that proposed in literature are discussed.     
with the aid of computer simulation some designs are tested under various 
traffic conditions, the results of this experiments help in choosing the 
appropriate design for a given traffic nature.    
  
1.5 The body of the research: 
 
 As mentioned before the basic three types of the packet switch 
architectures are the space division type, shared medium type and the shared 
memory type. In this thesis  I concentrate in the shared memory type and I 
take the buffer management policy as the main subject of my computer 
simulation program 
 
1.6 Layout of project: 
 
The various architectures proposed for such fast packet switches are 
surveyed, and performance and implementation issues under-lying such 
architectures are discussed. 
In this chapter an over view about fast packet switching and its 
different technologies are discussed, this over view gives some general ideas 
about the concepts and principals that packet switches are based on. 
In the second chapter space division packet switch architecture is 
discussed and a recent architecture of this type is introduced using PIPN 
technique, this technique adds more enhancements to the space division 
type.  
The third chapter is focusing on shared-medium fast packet switches 
and discussing the architecture of the TDM-based multi-bus packet switch.              
The shared memory switches basic architectures and techniques of 
using different types of memory for this type are discussed in chapter 4. 
Discussion of different policies of buffer management of a shared 
memory ATM switch is the topic of chapter 5. 
In chapter 6 a computer simulation is introduced for evaluating the 
performances of some buffer management policies used in a shared memory 
ATM switch. The simulation results show the effect of the type of traffic on 
a certain policy. 
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In chapter 7 the thesis is concluded with a summary of the three types 
of the fast packet switches architectures and a comparative summary of 
different buffer policies in shared memory type, and the chapter ends with 
recommendation and future works. 
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CHAPTER 2 
 
SPACE DIVISION FAST PACKET 
SWITCH 
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2.1. Crossbar Architecture 
  
Several architectural designs have emerged to implement the fast 
packet switch. As mentioned before they may be classified into three 
categories: the shared -memory type, the shared medium type, and the space 
-division type. Both shared - memory and shared -medium suffer from their 
strict capacity limitation, which is limited to the capacity of the internal 
communication medium. Any internal link is N times faster than the input 
link (where N is the number of inputs or outputs) and it is usually 
implemented as a parallel bus. This makes such architectures more difficult 
to implement as N becomes large.  
 The simplest space -division switch is the crossbar switch, which 
consists of a square array of NxN crosspoint switches, one for each input -
output pair as shown in Fig.2.1. As long as there is no output conflicts, all  
incoming cells can reach their destinations. If, on the other hand, there is 
more than one cell destined in the same time slot to the same output, then 
only one of these cells can be routed and the other cells may be dropped or 
buffered. The major drawback of the crossbar switch comes from the  
fact that it comprises 2N  crosspoints, and therefore, the size of realizable 
such switches is limited. For this reason, alternative candidates for space 
division switching fabrics have been introduced. These alternatives are 
based on a class of multistage interconnection networks called banyan 
networks [2]. 
 
2.2. Banyan network 
 
 A banyan network constructed from 2x2 switching elements (SE) 
consists of n = log N2  stages (N is assumed to be a power of 2). Banyan 
networks have many desirable properties: high degree of parallelism, self -
routing, modularity, constant delay for all input -output port pairs, in-order 
delivery of cells, and suitability for VLSI implementation. Their 
shortcoming remains blocking and throughput limitation. Blocking occurs 
every time two cells arrive at a switching element and request the same 
output link of the switching element. The existence of such conflicts (which 
may arise even if the two cells are destined to distinct output ports) leads to a 
maximum achievable throughput which is much lower than that obtained 
with the crossbar switch. An 8x8 banyan network is shown in Fig. 2.2.  
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 Fig. 2.1. Crossbar architecture 
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Fig. 2.2. A banyan network  
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2.3 Replication technique of Banyan networks 
 
To overcome the performance limitations of banyan networks, various 
performance-enhancing techniques have been introduced [3]. These 
techniques have been widely used in designing ATM switches.  
One of the performance enhancement techniques of banyan networks is the 
replication technique [3]. Using the replication technique, we have R= r2  (r= 
1, 2,…) parallel subnetworks. Each of these subnetworks is a banyan 
network. Two techniques are used to distribute the incoming cells over the R 
subnetworks. In the first technique, input i of the switch is connected to 
input i of each subnet by a  1-to-R demultiplexer. The demultiplexer 
forwards the incoming cells randomly across the subnetworks. Similarly, 
each output i of a subnet is connected to the output i of the switch through a 
R -to-1 multiplexer. If more than one cell arrive at the multiplexer, one of 
them is selected randomly to be forwarded to the output port and the others 
are discarded. This technique is called randomly loading parallel networks 
(Rn) [3]. Fig. 2.3 shows a 4x4 randomly loaded banyan network constructed 
from two 4x4 banyan networks. The second technique groups the outputs of 
the switch and assigns each group to one of R truncated subnetworks. The i 
th input of the switch is connected to the input of each subnet through a 1 -
to-R demultiplexer. The demultiplexer forwards incoming cells according to 
their most significant bits of the destination address field. The outputs of 
each subnet, which are destined to the same switch output, are connected via 
a R -to-1 multiplexer to this output. This technique is called selectively 
loading parallel networks (Sn) [3]. A 4x4 selectively loaded parallel banyan 
network constructed from two 4x4 truncated banyan networks is shown in 
Fig. 2.4.   
 
2.4 Plane Interconnected Parallel Network (PIPN). 
 
 The performance of banyan-based switches depends on the applied 
traffic. As the applied traffic becomes heterogeneous, the performance of 
banyan-based switches degrades drastically even if some performance 
enhancing techniques are employed. In [4], the PIPN, a new banyan based 
interconnection structure which exploits the desired properties of banyan  
Networks while improving the performance by alleviating their drawbacks, 
is introduced. In PIPN, the traffic arriving at the network is shaped and 
routed through two banyan network based interconnected planes. The 
interconnection between the planes distributes the incoming load more 
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homogeneously over the network. PIPN is composed of three main units, 
namely, the distributor, the router, and the output -port dispatcher as shown 
in Fig. 2.5. The cells arriving at the distributor divides the network into two 
groups in a random manner: the back plane and the front plane groups. The 
destination address fields of cells in one of the groups are complemented. 
The grouped cells are assigned to the router, which is           a N/2 x N/2 
banyan network. The cells are routed with respect to the information kept in 
their destination address fields. Due to the internal structure of the router and 
the modifications in the destination address fields of some cells, an outlet of 
the router may have cells actually destined to four different output ports. The 
cells arriving from the outlets of the router are assigned to the requested 
output ports in the output -port dispatcher [4]. The output-port dispatcher has 
two different sub-units: the decider and the collector. There is a decider unit 
for each router output and a collector unit for each output port. There are a 
total of N deciders and N collectors. The decider determines to which output 
port an arriving cell will be forwarded and restores its destination address 
field. Each collector has four inlets and internal buffer to accommodate the 
cells arriving from four possible deciders. 
inputs outputs
 
 
Fig. 2.3. An 4x4 randomly loaded banyan network   
constructed form two 4x4 banyan networks  
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Fig. 2.4. A 4x4 selectively loaded banyan network   
Constructed from two 4x4 truncated banyan networks 
 
 
Fig. 2.5. Complete structure of an 8x8 PIPN  
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2.4.1. The replicated PIPN switch structure  
  
The Replicated PIPN switch applies the replication technique to the 
PIPN to benefit from the advantage of both techniques. Replication provides 
multiple paths from each input to each output pair, thus decreasing the effect 
of conflict between cells. PIPN gives better performance under 
heterogeneous traffic over the standard banyan network. A 8x8 Randomly 
Loaded PIPN for R=2 is shown in Fig. 2.6. It is shown from the figure that 
the Replicated PIPN is composed of R PIPN's connected in parallel. No 
multiplexers are needed at the output of the router as the deciders forward 
the incoming cells to the collectors’ buffers.  
 
outputsinputs
 
 
Fig.2.6. Complete structure of an 8x8 randomly loaded PIPN for R=2 
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2.5 Comment  
 
The switch uses the replication technique to provide multiple paths 
between inputs and outputs and uses the PIPN to smooth the heterogeneous 
traffic models. The existence of more paths between each input -output ports 
pairs makes the modified switch more reliable than the original PIPN. As it 
has been shown in previous works the resulting switch has a significant 
increase in performance under homogeneous and heterogeneous traffic 
models which supports the idea of using it as a new ATM switch.  
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CHAPTER 3 
 
SHARED MEDIUM FAST PACKET 
SWITCH 
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3.1. Introduction 
 
 In shared medium type switches, all packets arriving on the input lines 
are synchronously multiplexed onto a common high –speed medium, 
typically a parallel bus, of bandwidth equal to N times the rate of a single 
input lines, where N is the number of input lines (see fig.3.1).Each output 
line is connected to the bus via an interface consisting of an address filter 
and an output FIFO buffer. Such interface is capable of receiving all packets 
transmitted on the bus. Depending on the packet’s virtual circuit number (or 
its output address), the address filter in each interface determines whether or 
not the packet observed in the bus to be written into the FIFO buffer. Thus, 
similarly to the shared- memory type, the shared- medium type switch is 
based on multiplexing all incoming packets into a single stream, and then 
demultiplexing the single stream into individual streams, one for each output 
line. The single path through which all packets flow here is the broadcast 
time-division bus and the demultiplexing is basically done by the address 
filters in the output interface. Conceptually, this approach is also similar to 
the architecture used in circuit switches based on a TDM bus, with the 
exception that here each packet must be processed on the fly to determine 
where it must be routed. The distinction between this type and the shared-
memory type is that in this architecture there is complete partitioning of the 
memory among the output queues. 
 
 
 
 
Fig.3.1.Basic structure of shared-bus type architecture 
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The shared-medium based switch has among its advocates 
IBM’s PARIS switch designers and NEC’s ATOM switch designers. 
The PARIS switch [5], is designed for private networks. With the use of 
automatic network routing, the architecture of the switch can be kept very 
simple. Variable size packets can be accommodated, and a very efficient 
round robin exhaustive bus-access policy is adopted. On such a single 
broadcasting medium, multicasting and broadcasting functions  
can easily be implemented. The ATOM switch [6], uses the bit-slice 
organization to alleviate the limitation of the bus speed. For still large 
switches, a multistage organization was proposed. Store and forward of 
packets, however, is needed at every stage. An alternative to the multistage 
organization is to use multiple shared media. Nojima et al. [7] have 
developed a switch in which several shared buses are connected in matrix 
form with memory located at each cross point of the buses. Packets 
contending for access to the same bus are stored in the cross point memories 
connected to this bus. Arbiters scan the cross point memories and remove 
packets from them. In this chapter, we study a new switch architecture using 
multiple shared buses. This switch has the following advantages: 
1) Adding input and output links without increasing the bus and I/O   
adaptor speed.  
2) They are internally unbuffered. 
3) They have a very simple control circuit.  
4) They have 100% throughput under uniform traffic.  
 
3.2. The TDM-BASED multibus packet switch 
 
The multi bus packet switch is designed for switching fixed size 
packets. The packet size can be set to 53 bytes for ATM switching. 
 
3.2.1. Architecture 
 
Fig. 3.2 shows the architecture of an NxN multi bus packet switch. 
Packets enter the switch through the input links. Each input link is operated 
synchronously, with time being divided into link slots, where each link slot 
can accommodate one packet. Each input link and each output link are 
connected to the switch through an input adaptor and an output adaptor, 
respectively. Fig. 3.3 shows the internal structure of an input and an output 
adaptor. The input adaptor receives packets from the input link, performs a 
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serial-to-parallel conversion, and queues the packets in a set of buffers. The 
output adaptor performs two functions. First, it filters out all packets 
destined for this particular adaptor and puts them in the output buffer. 
Second, it performs a parallel-to-serial conversion for the packets for onward 
transmission. 
 The N input links (output links) are partitioned in M inputgroups 
(output groups) of  L links each where N=ML. Group i input adaptors are 
connected to horizontal bus HBi and group i output adaptors are connected 
to vertical bus VBi . In other words, L input links are sharing a horizontal 
bus, and L output links are sharing a vertical bus. The group size L here is a 
design parameter. If we want a smaller packet delay, each horizontal bus 
should serve a smaller group of input adaptors, or the group size L should be 
smaller. On the other hand, a larger group size L means a smaller number of 
groups M (for a fixed N). This means a smaller number of horizontal and 
vertical buses, and hence a smaller switch complexity.  
The bus width is another design parameter. A larger bus width gives 
higher data transfer rate, and hence, a higher switch throughput at the 
expense of a higher implementation cost. Based on the current technology, a 
bus of width 64 bits operating at 100 MHz can provide a bus transfer rate of 
6.4 Gbits/s.  
The M horizontal buses are connected to the M vertical buses in a bus 
matrix, with a total of 2M  switching elements at the cross points of the 
vertical and horizontal buses. The switching element placed at the cross 
point of HB and VB is identified as SE . Fig. 3.4(a) shows the schematic of a 
switching element. It connects the horizontal input bus to either the 
horizontal output bus or the vertical bus. Fig. 3.4(b) shows the circuit 
realization of the switching element, using 2b relays (b is the bus width), b 
inverters, and one shift register. The relay is a three-terminal element with 
one input, one output, and one control line. It connects the input line to the 
output line whenever there is a “1” on the control line. For prototyping, the 
set of relays are available as off-the-shelf IC chips (e.g., Motorola’s 
SN54LS). For actual implementation, ASIC chips with multiple switching 
elements per chip can be used. Since the circuitry in each switching element 
is very simple, the number of switching elements per chip depends only on 
the number of available pins per chip. 
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Fig. 3.2. Multi bus packet switch. 
 
Fig.3.3. Input and output adaptors. 
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Fig. 3.4. Switching element. (a) Schematic of the switching element and (b) 
circuit realization of the switching element. 
 
For example, if the bus size is 32 bits and a chip consists of four 
switching elements, the chip must have 256 pins for inputs/outputs. The shift 
register in SE i,j stores a bit pattern which determines when to connect the 
horizontal input bus to the vertical bus. When a clock pulse arrives, the last 
bit is shifted out to the relays. If this bit is “1,” the horizontal input bus is 
connected to the horizontal output bus; otherwise, the horizontal input bus is 
connected to the vertical bus. The connection patterns of the switching 
elements are chosen such that one vertical bus is connected to only one 
horizontal bus at a time. Note that the clock rate is equal to the packet rate 
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on the bus (e.g., if the bus is operated at 6 Gbits/s and the packet size is 53 
bytes, the clock rate is 14.2 MHz). 
 
3.2.2. Operation 
 
The transmission of packets on a bus is divided into cycles of equal 
duration. Each cycle is subdivided into M sub cycles of equal duration 
(Fig.3.5). In the ith sub cycle, group j input adaptors are connected to 
vertical bus  where1 
 
 
Fig. 3.5. Transmission cycles, sub cycles, and time slots; M = 3, L = 4, and 
N = 12. 
 
Thus, in the ith sub cycle, packets from group j input adaptors are switched 
to group f(i,j) output adaptors. Hence, only the switching elements 
 SEi,f (i,j) (j=1,2,…,M) connect the horizontal buses HB to the vertical buses 
VB f (i,j) (j=1,2,…,M), while all of the other switching elements connect the 
horizontal input buses to the horizontal output buses. Fig. 3.5 shows an 
example of this transmission arrangement when M=3 and L=4. This 
transmission arrangement ensures that in each sub cycle, there is a unique 
one-to-one connection from every group of input adaptors to every group of 
output adaptors. This means that the M groups of input adaptors can 
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simultaneously transmit packets to the M groups of output adaptors through 
the bus matrix.  
To resolve the bus contention among the L input adaptors in each group, 
each sub cycle is further divided into L bus slots, where each bus slot can 
accommodate one packet and is dedicated to one input adaptor. Each adaptor 
can, therefore, transmit one packet in each sub cycle. Note that when the bus 
transfer rate is fixed, a larger number of inputs N increase the cycle duration. 
 Global timing is used to ensure that all transmissions are properly 
synchronized. This requires that all of the input adaptors and switching 
elements are triggered by a common clock.  
 
3.2.2.1. Speedup Factor  
 
We define the speedup factor SF of the switch as the ratio of the sum of 
the data rates of all of the vertical buses to the sum of the data rates of all of 
the input links. Since there are M vertical buses and N input links, SF can be 
written as 
                 
   Note that when SF is made larger, the buses can serve the input 
adaptors at a higher rate and yields a smaller input queuing delay. When 
SF=M, input queuing is not required, but the implementation cost is high.  
 
 
3.3 Comment 
 
 This architecture looks to some extend like the pace division type, in 
the sense of there is a cross point that connects each input/output pair. The 
difference between them is that multi-bus architecture is based on cross 
connecting an input bus to an output bus instead of connecting an input line 
to an output line in space division type. The TDM multi bus architecture 
achieves very high through put for ATM uniform traffic, the disadvantages 
behind this design is that it requires a relatively high implementation cost 
and very robust clocking systems.   
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CHAPTER 4 
 
SHARED MEMORY FAST PACKET 
SWITCH 
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4. I. Introduction 
 
Several different architectures are commonly used to build packet 
switches (e.g., IP routers, ATM switches and Ethernet switches) [8]. One 
well known architecture is the output-queued (OQ) switch which has the 
following property: When a packet arrives, it is immediately placed in a 
queue that is dedicated to its outgoing port, where it will wait its turn to 
depart. OQ switches have a number of appealing performance 
characteristics. First, they are work-conserving, which means that OQ 
switches provide 100% throughput for all types of traffic. They minimize 
average queuing delay, and — with the correct scheduling algorithms — can 
provide delay guarantees and different qualities of service. In fact, almost all 
of the techniques known for providing delay guarantees assume that the 
switch is output queued. Because of its good performance, and simple 
operation, several switch prototypes have emulated OQ switches using a 
shared medium, or a centralized shared memory. And several switch 
architectures proposed in the literature attempt to emulate the behavior of an 
OQ switch, for example Combined Input and Output Queued (CIOQ) 
switches [9], and Parallel Packet Switches (PPS) [10]. While each of the 
above techniques have their pros and cons, the shared memory architecture 
is the simplest technique for building an OQ switch. The block diagram of 
an SM ATM switch is depicted in Fig. 4.1. Early examples of commercial 
implementations of shared memory switches include the SBMS switching 
element from Hitachi [11], the RACE chipset from Siemens [12], the SMBS 
chipset from NTT [13], the PRELUDE switch from CNET [14], and the ISE 
chipset by Alcatel [15]. A shared memory switch is characterized as follows: 
When packets arrive at different input ports of the switch, they are written 
into a centralized shared buffer memory. When the time arrives for these 
packets to depart, they are read from this shared buffer memory and sent to 
the input line. 
 Some recent examples of commercial shared memory switches are 
the M40 backbone router from Juniper and the ATMS2000 chipset from 
MMC Networks. In general, though, there have been fewer commercially 
available shared memory switches than those that use other 
architectures. This is because it is difficult to scale the capacity of shared 
memory switches to the aggregate capacity required today. 
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Figure .4.1 - Shared-memory ATM switch. 
 
Why is it considered difficult to scale the capacity of 
shared memory switches? 
 
Shared memory switches have the following characteristics that make 
it difficult to scale their capacity. 
1. As the line rate R increases, the memory bandwidth of the switch’s 
shared memory must increase. For example, if a packet switch with N 
ports buffers packets in a single shared memory, then it requires a 
memory bandwidth of 2NR. Thus the memory bandwidth scales 
linearly with the line rate. 
The memory bandwidth is defined here to be the reciprocal of the time taken to write data to, or read data from a random location 
in memory. For example, a 32-bit wide memory with a 100ns random access time is said to have a memory bandwidth of 
320Mb/s. 
2. If we assume that arriving packets are split into fixed sized cells of   
size C, then the shared memory would have to be accessed every 
At=C/2NR seconds. For example, if C=64 bytes, N =32 and 
R=10Gb/s then the access time is just 800ps, well below the access 
time of SRAM (static RAM) devices, and two orders of magnitude 
smaller than the access time of DRAM (dynamic RAM) devices 
today.  
3. Packet switches with faster line rates require a large shared memory. As a rule-of-thumb, the buffers in a packet switch are 
sized to hold approximately RTT*R bits of data (where RTT is the round trip time for flows passing through the packet switch), 
for those occasions when the packet switch is the bottleneck for TCP flows passing through it. If we assume an Internet RTT of 
approximately 0.25 seconds, a 10Gb/s interface requires 2.5Gbits of memory. If the switch had 32 ports, it would require 
10Gbytes of shared memory which, although possible, would be impractical with SRAM today. 
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 In summary, it appears that although it has attractive performance, the 
shared memory architecture is not scalable because of memory size and 
memory access time. Hence, centralized shared memory switches have 
not received much attention in recent years, with research work being 
focused instead on input queued [16], and CIOQ switches.  
 
4.2. Types of Memory 
 
It seems that neither of the currently widely available memory 
technologies (DRAMs and SRAMs) are well suited for use in large shared 
memory switches. DRAMs offer large capacity to hold many packets, but 
their random access time is too slow. On the other hand, SRAMs are fast and 
might be able to keep up with line rates, but are too small to be economically 
viable for large packet buffers. So we’ll consider techniques that use a 
combination of SRAM and DRAM, in the hope that we can find ways to 
combine the advantages of both, without being limited by their 
disadvantages. We’ll also consider techniques that use a large number of 
DRAMs arranged in parallel to achieve the memory bandwidth 
requirements. The different techniques can be broadly categorized as 
follows: 
 
4.2.1. SRAM Only: 
 
In this technique, the shared buffer memory consists of multiple 
(usually on-chip) SRAMs, which is ideal for low capacity switches, but does 
not have the storage requirements for large capacity switches because of 
SRAM’s low density. For example, with today’s CMOS technology, the 
largest available SRAM is approximately 16Mbits. If a single 16Mbit 
memory was used to store data flow for 0.25s (for TCP to perform well), 
then the aggregate capacity would be limited to less than 100Mb/s.  
4.2.2. SRAM and DRAM: 
  
Since the shared buffer memory must be capable of supporting both 
fast access times as well as have a large capacity, there have been several 
techniques proposed which use a combination of SRAM and DRAM. 
The main idea is to build a memory hierarchy, where the memory bandwidth 
is increased by reading (writing) multiple cells from (to) DRAM memory in 
parallel. When packets arrive to the switch they are segmented into cells and 
stored temporarily in an SRAM, waiting their turn to be written into DRAM. 
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At the appropriate time (determined by a memory management algorithm), 
multiple cells are written into the DRAMs at the same time. We can think of 
the memory hierarchy as a large DRAM containing a set of FIFOs. 
  It is common for packets to be segmented into fixed size units prior 
to storage. This is done for several reasons:  
(1) Memory can be utilized more efficiently if all buffers are the 
same size. 
(2) Switch fabric scheduling algorithms are often made simpler 
 by using fixed size data units and time slots.  
 
The head and tail of each FIFO is cached in a (possibly on-chip) 
SRAM as shown in Figure .4.2. A memory management algorithm schedules 
cells, manages row and bank conflicts, and inter-leaving of memory 
accesses. The SRAM behaves like a cache, holding packets temporarily 
when they first arrive and just prior to their departure. We will consider two 
performance metrics. First, we’ll consider the latency from when a cell is 
scheduled to depart until it can be retrieved from memory and placed onto 
the outgoing line. Bear in mind that the scheduling algorithm will schedule 
the cells to depart in an unpredictable order; and most likely not in the same 
order that they were placed into the shared memory. Ideally, the cell is 
always available as soon as it is scheduled. In other words, it is already 
available in the SRAM cache or in some other on-chip storage. As we will 
see, in some cases, there might instead be a bounded time (statistical bound, 
or hard bound) from when the cell is scheduled to depart until it is available 
from memory. Second, we’ll consider the size of the SRAM. A good design 
will require a smaller SRAM that, ideally, can be placed on-chip. The size of 
the SRAM depends on the types of latency guarantee made. Perhaps not 
surprisingly, as the guarantees become tighter, we need a larger SRAM. The 
approaches that use both SRAM and DRAM can be divided into two 
techniques.  
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Figure 4.2. Memory hierarchy of packet buffer, showing 
both DRAM and SRAM memory 
 
4.2.2.1. Statistical Guarantees: 
 In this approach, the memory hierarchy gives statistical guarantees for 
the latency from when a cell is scheduled until it is ready to be sent on the 
input line. This scheme is similar to interleaving or pre-fetching used in 
computer systems [17]. We note however, that unlike computer systems, 
packet switches cannot tolerate row or bank conflicts that occasionally allow 
the data to be delivered at an unpredictable time. This means that when 
statistical guarantees are not met, data might be delivered late, out of order, 
or not at all. 
 
4.2.2.2. Deterministic Guarantees: 
 An alternative approach for packet switches, is to provide deterministic 
guarantees. Here, the SRAM is sized so that a cell is always delivered within 
a bounded delay, regardless of the sequence of traffic patterns, then cells are 
always available from memory exactly when needed.  
 
4.2.3. DRAM Only: 
 
The following techniques have been used to design shared memory 
switches using only DRAM: 
 
 
 
 45
4.2.3.1. Techniques which rely on the DRAM row or bank 
properties:  
 
Here, throughput and delays are determined by the probability of row 
or bank conflicts. A simple technique to obtain high throughputs using 
DRAMs (using only random accesses) is by striping a cell across multiple 
DRAMs. In this approach each incoming cell is split into smaller segments 
and each segment is written into different DRAM banks; these banks reside 
over a number of parallel DRAMs. With this approach the random access 
time is still the bottleneck. To decrease the access time to each DRAM, cell 
interleaving can be used. In this technique, consecutive arriving cells are 
written into different DRAM banks. However since the order in which 
packets must depart from the shared memory switch is not known apriori, it 
may happen that consecutive departing cells reside in the same DRAM row 
or bank, causing row or bank conflicts and momentary loss in Throughput. 
 
4.2.3.2. Techniques which provide statistical guarantees: 
 
Here the memory management algorithm is designed so that the 
probability of DRAM row or bank conflicts is reduced. These include 
designs that randomly select memory locations [18], so that the probability 
of row or bank conflicts in DRAMs are considerably reduced. Under certain 
conditions, statistical bounds (such as average delay) can be found. 
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CHAPTER 5 
 
OUTPUT BUFFER MANAGEMENT FOR 
ATM SWITCH 
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5.1. Introduction: 
In the shared-memory switch architecture, output links share a single 
large memory, in which logical FIFO queues are assigned to each link. 
Although memory sharing can provide a better queuing performance than 
physically separated buffers, it requires carefully designed buffer 
management schemes for a fair and robust operation. This chapter presents a 
survey of the buffer management methods that have been proposed for 
shared-memory packet switches. Several buffer management policies are 
described, and their strengths and weaknesses are examined. The 
performances of various policies are evaluated in the next chapter using 
computer simulations. Packet switches have another major functionality 
besides switching, namely, queuing. The need for queuing (also called 
buffering) arises since multiple cells arriving at the same time from different 
input lines may be destined for the same output port [1]. There are three 
possibilities for queuing in a packet switch: buffer cells at the input of the 
switch (input queuing); buffer at the output (output queuing); or buffer 
internally (shared-memory). Shared-memory ATM switches gained 
popularity among switch vendors due to the advantages they bring to both 
switching and queuing. In fact, both functions can be implemented together 
by controlling the memory read and write appropriately. As in output 
buffered switches, SM switches do not suffer from the throughput 
degradation caused by head of line (HOL) blocking, a phenomenon inherent 
in input buffered switches [19]. Moreover, modifying the memory read/write 
control circuit makes the SM switch flexible enough to perform functions 
such as priority control and multicast. Our focus is on the problem of buffer 
allocation. Buffer allocation determines how the total buffer space (memory) 
will be used by individual output ports of the switch. Our model of the SM 
switch is sketched from a queuing systems point of view, and is given in 
Fig.5.1. The switch has N output ports, and a total buffer space of M. A first-
in-first-out (FIFO) buffer is allocated to each output port, denoted by ki. The 
sum of the individual buffer allocations may or may not be larger than the 
size of the memory M.  
A certain policy of buffer allocation is required in the SM switch to 
perform its queuing function 
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Figure.5.1 - Queuing model of the shared-memory switch. i is the mean 
rate of the traffic arriving at port i. ki is the size of the FIFO buffer allocated 
to port i. The speed of the output link i is given by i, and the size of the 
total memory space is indicated by M.  
The selection and implementation of this policy is usually referred to 
as the buffer management. This chapter presents a survey of the research 
regarding the question: How should the total buffer space M of the SM 
switch be managed to achieve better traffic performance (i.e., cell loss, cell 
delay)? Cell losses occur when a cell arrives at a switching node and finds 
the buffer full. Minimizing cell losses, or reducing them to acceptable levels, 
are extremely important to support any end-to-end application over 
networks. 
5.2. Buffer Allocation Policies  
  The common goal is the analysis of possible buffer allocation policies 
to achieve a performance evaluation and comparison. The model in Fig.5.1 
is used, and the following stochastic assumptions are made in the literature  
• Packet arrivals are Poisson, i.e, they have exponentially distributed 
interarrival times (with rates i, i = 1, ... , N).  
• Packet lengths are exponentially distributed. Consequently, the 
service time for an output link is also an exponential random variable 
(with mean 1/µi, i = 1, ... , N).  
The output link capacities are generally assumed to be equal, i.e., µ1 = µ2 = 
... = µN = µ. The class of policies that was studied in the late 1970s by Irland 
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[20], and by Kamoun and Kleinrock [21], is called static threshold schemes 
[22]. We will use the same terminology, and start with the two simplest 
static threshold policies: complete sharing and complete partitioning. After 
static threshold schemes, we will study other approaches to buffer 
management, such as push-out and dynamic policies.  
5.2.1. Static Thresholds  
5.2.1.1. Complete Partitioning and Complete Sharing   
In the complete partitioning (CP) scheme, the entire buffer space is 
permanently partitioned among the N servers. The sum of the individual port 
buffer allocations is equal to the total memory M. Hence, CP actually does 
not provide any sharing. At the other extreme lies the second simple policy, 
complete sharing (CS). Here, an arriving packet is accepted if any space is 
available in the switch memory, independent of the server to which the 
packet is directed. In other words, individual buffer allocations equal the 
total memory space [21].  
 
CS : ki = M, i = 1, ... , N (2)  
where ki is the buffer allocated to port i, and M is the total buffer space. It is 
possible to make a comparison intuitively by looking at the definitions 
above. Under the CP policy, the buffer allocated to a port is wasted if that 
port is inactive, since it cannot be used by other possibly active links. On the 
other hand, under the CS policy, one of the ports may monopolize most of 
the storage space if it is highly utilized [23]. 
  The assumptions of the traffic arrival process enable us to model the 
switch as a Markov process. The state of the system is represented by a 
vector n = [n1, n2, ... , nN] where ni is the number of packets for the ith output 
port. The load of link i is defined as i = i/µ.. Figure .5.2 shows the state 
diagrams of CP and CS for N = 2 and M = 4. In the CS policy , a packet is 
lost when the common memory is full. In CP, a packet is lost when its 
corresponding queue has already reached its maximum allocation. 
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Figure .5.2 - Markov state diagrams of CP (left) and CS (right) for a switch 
with two ports and a buffer space of four packets.  
 
  The assumption of exponential interarrival and service time 
distributions is not realistic for ATM systems. First of all, the fixed ATM 
cell size results in deterministic service times. Furthermore, the traffic in 
ATM networks is bursty in nature, implying a correlated traffic arrival 
process as opposed to the random traffic model presented in the earlier 
works [24]. A common way to model bursty traffic is by using two-state 
Markov chains. An on/off source, also named interrupted fluid process [24], 
is a two-state Markov process that is widely used for modeling ATM traffic 
sources. ATM cells are only generated during the on state with fixed 
interarrival time. The time spent in on and off states is exponentially 
distributed. The model has three parameters: average length of the on period, 
average length of the off period, and the cell emission rate during the on 
period. The ratio of the on period to the sum of on and off periods is called 
the activity of the source, and is used as the main measure of burstiness, 
although there are various other measures [25]. Although analytical methods 
are considered in [26], the general method is to use computer simulations for 
the performance evaluation of SM queuing under bursty traffic. The same 
approach will be taken in the next chapter to compare some of the buffer 
management policies presented in this chapter. 
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5.2.1.2. Sharing with Maximum Queue Lengths  
 As shown in the works of Irland [20], and Kamoun and Kleinrock 
[21] for Poisson traffic, the two extreme policies CS and CP lead to 
undesirable behavior of the packet switch. In order to benefit from the 
efficiency of buffer sharing, but also to avoid the possible monopolization of 
the switch by one heavily loaded link, a "restricted buffer sharing" is 
proposed by Irland [20]. In this policy, a limit is imposed on the size of  the 
buffer to be allocated at any time to any server. The sum of these maxima is 
greater than the total memory space to provide sharing. This idea is named 
sharing with maximum queue lengths (SMXQ) in [21]:  
 
where ki is the size of the buffer allocated to port i, and M is the size of the 
memory. Although the above definition is more general, SMXQ is usually 
restricted to the case where there is one global threshold for all the queues . 
With the help of this restriction, all three policies (CS, CP and SMXQ) can 
be defined through one threshold parameter :  
 
The threshold parameter determines the degree of buffer sharing among 
ports. An of 1/N corresponds to no sharing (CP), whereas an of 1 
corresponds to full sharing (CS). Any value in between is an SMXQ policy.  
 5.2.1.3. SMA and SMQMA  
 In [21] Kamoun and Kleinrock proposed two other policies: SMA 
(sharing with a minimum allocation) and SMQMA (sharing with a maximum 
queue and minimum allocation). In SMA a minimum size of a buffer is 
always reserved for each port. SMQMA is the integration of SMA and 
SMXQ; each port always has access to a minimum allocated space, but they 
cannot have arbitrarily long queues. SMQMA has the following advantage 
over SMXQ. Although SMXQ restricts individual queue lengths, in a 
situation where there are many active ports, their total buffer occupation 
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may leave a lightly loaded port with insufficient space. This is particularly 
important in current ATM networks, where there are different types of 
traffic classes with different priorities, and where connection admission 
control (CAC) plays a vital role to serve these different types of customers. 
Therefore, in many shared-memory ATM switches, a minimum space is 
allocated for each port in order to simplify the issue of serving high-priority 
traffic in a buffer-sharing environment. For example, in Cisco's Lightstream 
1010 switch, every port has a fixed reservation for high-priority continuous 
bit rate (CBR) traffic, whereas the rest of the buffer space is used with the 
SMXQ policy, resulting in an overall SMQMA operation [27].  
5.2.2. Push-Out  
The buffer sharing policies explained in the preceding sections have a 
common philosophy. An arriving packet is dropped at the instant of arrival if 
the switch is at a certain predetermined state in order to accept future arrivals 
from some other link which promises better throughput than the current 
arrival. However, there is always a chance that the decision to discard a 
packet to save space for another link may be a wrong one, and that the saved 
free space may not be used by other arrivals. In order to eliminate these 
situations, a delayed resolution policy (DRP) is proposed by Thareja and 
Agrawala in [28]. The DRP does not discard an arriving packet if there is 
space in the common buffer. If a packet arrives and the common buffer is 
full, the arriving packet, or some other packet that was already accepted, is 
discarded. The decision to drop a packet from a certain port can be made 
based on the state of the system or based on different priority classes. If the 
arriving packet is always dropped, then of course the policy is equivalent to 
CS. Wei et al. propose to drop from the longest queue in the switch, when 
the memory is full [29]. They call their algorithm drop-on-demand (DoD). 
This class of policies, in which a previously accepted packet can be dropped, 
is more commonly known as push-out (PO), and it has been studied with 
various different queuing systems. For example, push-out schemes have 
previously been used to provide service to multiple classes of traffic through 
one output buffer (and link) in an ATM switch [30]. A comparison of 
schemes in this type of buffer-sharing systems has been provided in [31]. In 
our context, where multiple output links compete for buffer space, the PO 
policy, as defined in [29], is appealing for the following reasons:  
• It is fair, as it allows smaller queues to increase at the expense of 
longer queues.  
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• It is efficient, as no space is ever held idle while some queue desires 
more; thus, overall system throughput should be high.  
• It is naturally adaptive. When lots of queues are active, their rivalry 
keeps their queue lengths short; when only one queue is active, it is 
allowed to become long [22].  
The drawback of PO is considered to be its practical implementation 
in an ATM switch. Although it has previously been stated that "the 
complexity of implementation of a DRP in a computer network is the same 
as that of the other policies," [28] PO seems to be difficult to implement in 
current fast ATM switches. In fact, according to Choudhury and Hahne [22]: 
"It is difficult to implement PO, however, in high-speed switches. When the 
SM is full, writing a cell into a queue involves the extra step of first pushing-
out (in effect, reading out) another cell from a different queue, which could 
be any queue in the system. Moreover, PO requires that the switch monitor 
not only the individual queue lengths but the identity of the longest queue... 
Furthermore, it is fairly difficult to implement PO for traffic with multiple 
loss priority classes. Pushing out a low priority cell -- locating such a cell in 
the middle of a queue, excising the cell, then mending the break in the queue 
-- is not a trivial task."  
Push-Out with Threshold -- The PO policy (or drop-on-demand) that 
is proposed in [29] treats each port equally. In ATM networks, where 
different traffic types have different quality of service (QoS) requirements, 
the resources in the networks should be appropriately allocated so the 
negotiated QoS requirements are satisfied. Hence, different ports carrying 
different traffic types might have different priorities. A modification to PO, 
complete sharing with virtual partition (CSVP), is proposed in [32] to 
achieve priorities among ports. A similar idea is proposed independently in 
[33], and is called push-out with threshold (POT). CSVP has the following 
attributes: N users (ports) share the total available buffer space M, which is 
virtually partitioned into N segments corresponding to the N ports, with the 
sizes k1, k2, ..., kN, such that  
 
When the buffer is not full, cells of any type are accepted upon arrival. 
When the buffer is full, there are two possibilities: if the arriving cell's type, 
for instance i, occupies less space than its allocation ki, then, at least one 
other type must be occupying more than its own allocation, for instance kj. 
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The admission policy will admit the newly arriving type i cell by pushing 
out a type j cell. If, on the other hand, the arriving cell's queue exceeds its 
allocation at the time of arrival, then the cell will be rejected.  
When the buffer is not full, CSVP operates as CS. Under heavy traffic 
loads, the system tends to become a CP management. The partitioning of the 
buffer space M can be done based on the parameters negotiated at 
connection setup, or it can be estimated based on traffic monitoring or 
measurement. Thus, the buffer allocation does not need to be a static one, 
but can be adjusted dynamically to the traffic loading conditions [32]. The 
issues of changing traffic conditions and dynamic policies are handled in the 
next section.  
5.2.3. Dynamic Policies  
The analyses of the buffer allocation problem in all the studies cited 
previously, with the exception of CSVP, assume static environments where 
traffic loads do not change with time. In most computer networks, however, 
traffic loads vary significantly with time. Changes in traffic characteristics 
can have several causes. The number of communicating users can change. 
The traffic routes in the network can change due to breakdowns or 
intentional alterations in routes. Further, the demands of users can change 
with time [28]. Hence, although a precise policy for managing the buffers to 
achieve optimum or near-optimum performance can be tailored for the 
specified loads, the performance can be far from optimum when the loads 
vary from their nominal values. We will mention two attempts to develop 
dynamic buffer management policies that can adapt to changes in traffic 
conditions.  
5.2.3.1. Adaptive Control 
 In [28] Thareja and Agrawala approached the problem from an 
adaptive control systems perspective. Two key elements are given in the 
design of an adaptive control system: identification and actuation. 
Identification refers to the measurement of the dynamic characteristics of the 
process to be controlled and the identification of the necessity for correction. 
Actuation signifies the generation of the actuating signals to modify the 
process behavior. In the buffer sharing problem, an adaptive policy should 
maintain an allocation that is the optimal policy for the given traffic load. 
Then, the identification process estimates the traffic arrival rates and 
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determines when the current allocation should be revised. The actuation 
corresponds to enforcing the revised allocation. Since traffic estimations can 
be made by statistical measurements of the arriving traffic, and since the 
actuation merely involves enforcing a new buffer allocation, the key issue is 
the design of an updating procedure.  
5.2.3.2. Dynamic Threshold  
The goal of [22] is to obtain a buffer management scheme that has the 
simplicity of SMXQ (called the static threshold (ST) scheme by the authors), 
and the adaptivity of PO. They aim to obtain this adaptivity without 
explicitly monitoring the traffic arrival to each port, as is done in [28]. Their 
scheme is called dynamic threshold (DT), and is based on the following idea: 
the queue length thresholds of the ports, at any instant in time, are 
proportional to the current amount of unused buffering in the switch. Cell 
arrivals for an output port are blocked whenever the output port's queue 
length equals or exceeds the current threshold value. The DT scheme adapts 
to changes in traffic conditions. Whenever the load changes, the system will 
go through a transient state. For example, when a lightly loaded output port 
suddenly becomes very active, its queue will grow, the total buffer 
occupancy will increase, the control threshold will decrease, and queues 
exceeding the threshold will have their arrivals blocked temporarily while 
they drain, freeing up more cell buffers for the newly active queue. The 
major advantage of DT is shown to be its robustness to traffic load changes, 
a feature not present in ST policy.  
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CHAPTER 6 
 
COMPUTER SIMULATION FOR 
BUFFER MANAGEMENT POLICIES 
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6.1 Simulation program assumptions:  
 
So as to compare between the performances of the different buffer 
management policies that are introduced in the last chapter, a simulation 
software is designed to give the cell loss probabilities in each case. 
 Detailed discussion about the simulation program is given 
declaring its operation and its results. 
  
  The simulation program is based on the following assumptions: 
 
• We assumed that the switch has only two outputs and multiple  
      inputs. 
• The traffic applied to the inputs is assumed to be bursty as it’s 
known about the nature of the ATM traffic. 
• Cells arrive to the input of a switch during the burst time. This 
period is called on period. When the burst time finishes no cell 
would arrive for some period of time, this period is called the 
off period. 
• The length of the on period and the off period is assumed to be 
negative exponentially distributed. 
•  Since the ATM cell size is fixed for all cells, the cell inter 
arrival time during the on period is fixed. 
     2=λ  ms. 
•     For the same reason as mentioned above the service time for 
each cell to be routed out the buffer is also fixed. 
             1=µ  ms.  
• The total memory of the switch buffer used in the simulation 
      30=M cells. 
• The mean duration of the on and the off  periods are selected to 
be as follows 
      Mean duration of the on period= 24 ms. 
      Mean duration of the off period =72 ms. 
• Cells belonging to the same burst (on period) are destined to the 
same output port. 
• The performance metric selected here is the cell loss 
probability. For each buffer management policy the 
performance is measured and compared to the other buffer 
management policies. 
 
 58
6.2 Programming language:  
 
The program code is written by Microsoft visual basic. This 
language is used for its simplicity  
 
6.3 Generating on and off periods for Negative Exponential 
Distribution               
 
As mentioned before, both the on period and the off period follow the 
negative exponential distribution. Let x be a random variable that follows a 
negative exponential distribution with (mean). x can be generated using the 
following equation: 
 x = (-mean)* loge(1- u) 
 Where u is a uniformly distributed random variable between 0 and 1. 
 To generate the on period we use rate parameter mean=24. For generating 
the off period, we use the rate parameter mean =72.  The code for generating 
these random variables is given below. 
 
Private Function ExpRand(Mean As Double) As Double 
u = Rnd 
ExpRand = Int(((-mean) * Log(1 - u))) 
End Function 
 
The on and off periods are generated in terms of pairs each pair is 
considered as a sample.  
 
6.4 Program features: 
 
The program is prepared to simulate the behavior of the out put buffer of 
a shared memory ATM switch under balance traffic condition and unbalance 
traffic conditions for the following buffer management policies: 
1. Complete sharing. 
2. Complete partitioning. 
3. Sharing with maximum queue length. 
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6.5 Program Operation: 
 
 In the graphical user interface of the program the following options must be 
selected: 
•  Buffer management policy. One of the following options must be 
selected: 
1. CS (to run the program using completely shared buffer). 
2. CP (to run the program using completely portioned buffer). 
3. MXQ (to run the program using sharing with maximum queue 
length buffer management policy). 
•  Traffic mode. The options are : 
1. Balance (to run the program in balance traffic mode). 
2. unbalance (to run the program in imbalance traffic mode) 
And the following values must be set. 
• Number of samples and it is set to be 100 samples as default. 
• Number of input sources (appears in the program interface as 
sources). See fig 6.1  
 
 
 
Fig 6.1. Graphical user interface of the Program. 
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After preparing all above steps, the program is executed. The program 
first generates the whole number of samples and puts it in a file then it 
applies them to the out put buffers. Then the program runs for about three or 
four minutes until all samples finish. Then the program displays for every 
number of sources the total cell loss divided by the total number of 
generated cells, cell loss in port A divided by the number of cells sent to port 
A  and cell loss in port B divided by the number of cells sent to port B. 
 Then the number of input sources can be increased and the program 
runs to give the cell loss for this number of sources. This process is repeated 
several times so as a logarithmic graph is plotted between cell loss 
probability and the number of sources. 
 At the time that the traffic is generated each cell belonging to the 
same on period is assigned the same output port address, typically 1 for 
output port 1 and 2 for output port 2. The destination of each burst(on 
period) is chosen randomly following a uniform distribution function .the 
output buffer accept only the cells with the corresponding address, and 
discards the cells when it reaches its maximum allowed capacity, which it 
depends on the buffer management policy that a user has chosen before the 
program has started. 
 When the on period begins, a counter that increases each millisecond 
starts (on counter) this counter stops when it reaches the generated on period 
length. A cell inters the output buffer each two milliseconds as it’s 
previously assumed. The off period begins at the end of the on period, and  
another counter starts and also increases each millisecond, this time no cell 
will inter the output buffer until the off period ends. 
 As long as there is any cell in the buffer a cell goes out of the output 
port each millisecond. This process runs all the time. A flow chart that 
displays the processes of the program is given in fig 6.2.  
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6.6 Program Flow chart: 
 
  
  Fig 6.2 the flow chart of the simulation program. 
 
6.7 Program results: 
 
 6.7.1 Complete sharing & complete partitioning. 
The simulation results provide a comparison of CP and CS under 
balanced traffic conditions. For medium traffic loads, CS achieves 
significantly lower CLR. In other words, a given CLR can be achieved 
with less buffer space in CS than in CP. But in higher loads complete 
partitioning seems to give smaller cell loss ratio. See table 6.1 and figure 
6.3. 
 
 
 
Start Program 
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If (On) Period end
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N
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N
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Table 6.1 comparison between the cell loss probabilities in CS & CP under 
balance traffic condition. 
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Figure 6.3 - CP vs. CS under balanced traffic conditions. The performance 
of one port is given, because of the symmetry between ports under balanced 
load. 
 
6.7.2 Port A &Port B  under unbalance traffic condition in complete 
sharing 
 
The superior performance of CS with balanced traffic vanishes 
completely under imbalanced traffic. Figure 6.4 and table 6.2 shows the 
cell loss probabilities experienced at both ports while the load at port 1 is 
increased. The load at port 0 remains constant at 10 sources. Here, both 
ports have almost the same cell loss probability. The lightly loaded port 
A is being punished by the heavily loaded port B. This, obviously, is an 
undesired behavior in a switch 
 CS CP 
Number of 
sources total loss Port A loss 
17 0.002222563 0.009801176 
20 0.0090399 0.017053292 
23 0.01914396 0.023076022 
26 0.032752882 0.033285094 
29 0.081882079 0.062137376 
32 0.13928516 0.099443504 
35 0.174796748 0.148280802 
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Table 6.2 comparison between Port A loss & port B loss in CS under 
unbalance traffic condition. 
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Figure 6.4 - CS under imbalanced traffic conditions. Performance of both 
ports is shown, while the load at port B increases. The load at port A is 
held constant at 10 sources 
 
6.7.3 Port A &Port B under unbalance traffic condition in complete 
Partitioning.        
The CP policy does not have the problem of CS under unbalance 
traffic condition. as shown in table 6.3 and Fig.6.5. The port buffers are 
completely isolated in CP. Therefore, the lightly loaded port experiences 
a correspondingly low CLR, whereas the CLR at port B increases with 
the traffic load. 
 
 
 
 
 
 
 
 
Number 
of 
sources 
CS- port 
A(load=10 
sources) CS- port B 
10 0.002070004 0.003181138 
13 0.004340107 0.015137181 
16 0.012393493 0.060786048 
19 0.043971631 0.169388177 
22 0.071542766 0.240141041 
25 0.121417506 0.336761752 
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Table 6.3 comparison between Port A loss & port B loss in CP under 
unbalance traffic condition 
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Figure 6.5 - CP under imbalanced traffic conditions. Performance of both 
ports is shown, while the load at port B increases. The load at port A is 
held constant at 10 sources. 
 
6.7.4 Port A &Port B under unbalance traffic condition in Maximum 
queue Length and complete Partitioning: 
 
It is seen that SMXQ achieves lower cell loss probability than CP, and 
at the same time manages to isolate the "good" port from the "bad" port. 
The better cell loss probability performance is obtained with buffer 
sharing (does not exist in CP), and the isolation is obtained by restricting 
the queue lengths (does not exist in CS). See table 6.4 and fig 6.6. 
 
 
 
 
 
 
Number 
of 
sources CP- port A CP- port B 
20 0.004345184 0.004145184 
23 0.004124568 0.032339993 
26 0.003456568 0.073414634 
29 0.002102446 0.189766971 
32 0.00538561 0.250452261 
35 0.003996803 0.358770984 
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Table 6.4 comparison between Port A loss & port B loss in SMXQ & CP 
under unbalance traffic condition 
 
Number 
of 
sources SMXQ- port A SMXQ- port B CP- port A CP- port B 
20 0.00020145 0.002189381 0.004345184 0.004145184 
23 0.00039208 0.022228853 0.004124568 0.032339993 
26 0.001941748 0.051469782 0.003456568 0.073414634 
29 0.002347418 0.081234567 0.002102446 0.189766971 
32 0.006145362 0.117654882 0.00538561 0.250452261 
35 0.007534221 0.156782343 0.003996803 0.358770984 
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Figure 6.6. - SMXQ vs. CP. Performance of both ports is shown, while the 
load at port B increases. The load at port A is held constant at 10 sources. 
 
6.7.5 Port A under unbalance traffic condition and two different load in 
port B in Maximum queue Length (Threshold Versus Cell loss 
probability): 
 Figure 6.7 presents the effect of the threshold parameter on the loss 
performance for on/off sources. The curves give the cell loss probability of 
the lightly loaded port A (load constant at A = 10 sources) versus threshold 
parameter . The two curves correspond to two different loads at port B ( B 
= 22 sources and B = 25 sources). It is seen that the optimal value (the 
value that minimizes the cell loss probability at port A) of is different in 
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two cases. In the A = 10 sources/ B = 22 case the optimal is 
approximately 0.7; in the A =10 sources/ B = 25 sources case it lies around 
0.57.  
Table 6.5 Comparison between Port A loss under two different load at 
port B in SMXQ under unbalance traffic condition. 
 
 
Threshold 
SMXQPort A(load at port 
B=22source) SMXQPort A(load at port B=25 source) 
0.5 0.0066876 0.0072673
0.567 0.005677786 0.006249408
0.633 0.0053654 0.006585392
0.7 0.00513651 0.007125662
0.767 0.00750469 0.008195975
0.833 0.011047023 0.012194004
0.9 0.016720604 0.018571429
1 0.053931737 0.081994033
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Figure 6.7. The effect of the threshold parameter on cell loss performance. 
Cell loss probability of the lightly loaded port A is shown versus the 
threshold parameter for two different loads at port B. The load at port A is 
held constant at 10 sources. 
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CHAPTER 7 
 
CONCLUSION 
 68
7.1. Space division type summary  
 
In this thesis, a structure of a new space division fast packet switch is 
discussed, the Banyan network architecture and the replication technique of 
Banyan network applied to the PIPN is described. The switch uses the 
replication technique to provide multiple paths between inputs and outputs 
and uses the PIPN to smooth the heterogeneous traffic models. The 
existence of more paths between each input -output ports pairs makes the 
modified switches more reliable than the original PIPN. The Replicated 
PIPN gives better performance than the Original PIPN under various traffic 
types.  
 
7.2. Shared medium type summary 
 
A new packet switch architecture using two sets of time-division 
multiplexed buses is proposed. The horizontal buses collect packets from the 
input links, while the vertical buses distribute the packets to the output links. 
The two sets of buses are connected by a set of switching elements which 
coordinate the connections between the horizontal buses and the vertical 
buses so that each vertical bus is connected to only one horizontal bus at a 
time. The switch has the advantages of: 1) adding input and output links 
without increasing the bus and I/O adaptor speed; 2) being internally 
unbuffered; 3) having a very simple control circuit; and 4) having 100% 
throughput under uniform traffic 
7.3. Comparative Summary of different buffer policies in shared 
memory type.  
The class of static threshold (ST) policies, including CS, CP, SMXQ and 
their derivatives (SMA and SMQMA), have one important advantage: their 
ease of implementation. This is the main reason why, in fact, all 
commercially available ATM switches use ST policies. However, it has been 
shown that the performance of ST cannot be improved, and some possible 
undesirable situations cannot be prevented unless the threshold is tuned 
properly for the load conditions. Hence, the idea of monitoring traffic loads 
and updating the threshold parameter when necessary sounds appealing. 
However, the calculation of the optimal threshold value in a switch with 
many ports and probably many priority classes seems to be a very difficult 
task. The observed complexity of current network traffic makes the 
optimization task even more difficult. The PO policy appears to be the 
answer for an adaptive scheme that does not require an updating procedure. 
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It is also fair and achieves high throughput. However, PO has the 
disadvantage of being complicated to implement, because it involves the 
discarding of a cell that has already been accepted into the buffer. The DT 
policy, which is the newest of all, does not achieve the loss performance of 
PO. However, it is much more robust to load changes than ST, and it is 
much easier to implement than PO.  
7.4 Comments on the computer simulation:  
 The computer simulation introduced in this thesis runs on 
Microsoft windows operating system. This operating system may not be 
best recommended in such experiments for the following reasons: 
• The simulation processes may share the processor with so many 
other programs running at the same time, this may introduce 
some delay in executing the simulation program. 
• The minimum unit of time allowed is one millisecond which is 
considered relatively long duration to be used in such simulation. 
Though with this number of samples the results look reasonable, the 
results would be more accurate if a large number of samples are taken. 
 Taking the above considerations into account, I recommend 
conducting more researches and experiments in this field; with the aid 
of simulation programs that runs in dedicated machines built specially 
for that purpose. 
7.5 Future Researches  
The research in the field of SM packet switches that we tried to 
summarize in this research has shown the advantages of this architecture in 
terms of its queuing performance. Also, many buffer management policies 
have been proposed to get around its problems and shortcomings. Many 
switch vendors, including Lucent, Cisco and Hitachi, currently use SM 
switch fabrics in their products. The majority of the analyses in the literature 
involves connectionless networks, and remains within packet-level 
performance issues. More recent works in ATM's connection-oriented 
environment also focus on cell-level performance, disregarding performance 
metrics associated with connection-level issues. However, connection 
admission control (CAC) is an important part of the operation of ATM 
switches, and seems to be playing a vital role in future IP networks. CAC is 
a procedure that judges whether a new connection can be accepted to a 
particular switching node while still meeting the QoS requirements of the 
existing connections and the new connection. The number of admitted 
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connections or the connection blocking probabilities are important metrics 
for the performance of a switching node. In an evaluation at the connection 
level, cells (or packets) cannot be treated as independent units since they 
belong to connections (or flows), which last much longer than the 
transmission rate of a single cell. The work on CAC [64] is generally based 
on single-port systems, and most CAC algorithms assume that the port has a 
fixed-size isolated buffer. Extending this approach to multiport shared-buffer 
systems presents a challenge for researchers.  
Aside from the difficult problem of combining CAC with SM buffer 
management, another future research field may be the analysis of SM under 
self-similar traffic. Numerous measurements of real network traffic from 
different types of networks indicate that the traffic exhibits statistical self-
similarity, or long range dependence .The relevance of this statistical 
behavior to traffic engineering is an ongoing debate. As we saw the 
transition from random to bursty traffic sources in queuing analysis, we may 
see a new transition to self-similar sources. The cell- or connection-level 
performance evaluation of SM switches under self-similar traffic may have 
interesting results.  
The study of different service disciplines in connection with the 
SM buffering can also be an important area of future research. All of 
the work we presented so far is based on FIFO queues at the output 
ports. However, more complicated scheduling methods are found 
necessary to support the multiple QoS requirements of different users in 
ATM networks, and in future IP networks. The development of a buffer 
management policy that works together with a desired service discipline 
would result in a more efficient allocation of the two critical network 
resources, buffer space and bandwidth. 
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*** Buffer management simulation program code. 
 
Definitions: 
'* CSCP:                 a variable that make the program execute the complete sharing  
                                function or complete partitioning. 
'* BinB:                  a variable that make the program load balance or unbalance traffic 
'* MXQ:                 for limiting memory in maximum queue length that in (Text1)      
                               object 
'* MemVal:            a value that describe the amount of cells in the memory in specific      
                               time  
'* MemA:              describes the cells that will go out by (port A) 
'* MemB:              describes the cells that will go out by (port B) 
'* LossVal:            a value that describe the total loss cells in the memory 
'* LossA:               describe the total  cells that lost out by (port A) 
'* LossB:               describe the total  cells that lost out by (port B) 
'* TOTAL_MEMORY:  
                              describe the total memory size 
'* TotalSAMPLE:  
                              describe total burst that will be processed 
'* Total_SOURCE_IN:  
                              describe the total number of source port 
'* CellCn:              control the Timer object for processing one cell 
'* TrafficA:           a counter for cells processed be port A 
'* TrafficB:           a counter for cells processed be port B 
'* xON():              array that used as a counter for counting cells in the period ON for   
                             all sources 
'* xOFF():             array that used as a counter for counting unit of time in the period  
                              OFF for all sources 
'* PerON():           array hold the total number of cells in the period ON for all sources 
'* PerOFF():         array hold the total number of unit time in the period OFF for all 
sources 
'* PerTYPE():       array hold the traffic type which will go out to specific port A or B 
'* SimTrafficON(): 
                             two dimension array for holding the exponential random period      
                             (ON) for all sources 
'* SimTrafficOFF(): 
                             two dimension array for holding the exponential random period                     
                             (OFF) for all sources 
'* SimTrafficTYPE(): 
                             two dimension array for holding the sources traffic type (A or B) 
' 
'Rand(Low,High):    
                             Function return a random number between Low and High 
                             Get random number with exponential distribution 
'ExpRand(Mean):  
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                             Function return random number with exponential distribution 
'AddResult():       Display the result in List1 object 
'StopTimer():       Stop all timers object for import and outports 
'MemOUT():       Decreases the values MemVal ,memA or memB if any of them more 
                              than zero                                                                                                    
   
'CheckSamples():  Loading new (On period) burst for all sources and checking for the   
                              total number of burst in traffic 
'CountOff():          increase the value xOFF in (Off period) for all sources 
'MemINType():     increase the values MemA or MemB for all sources 
'CS_MEMORY(): Complete sharing mode, increasing the values MemVal or LossVal 
'CP_MEMORY(): Complete partitioning mode, increasing the values (MemA or 
                              MemB) or (LossA or LossB) 
 
'MXQ_MEMORY(): 
                              Complete partitioning with maximum queue length mode,   
                              increasing the values (MemA or LossA) or (LossA orLossB) 
                              by limiting the MemA and MemB with MXQ value 
'MemIN():             checking for user selection mode by value CSCP 
'InPORT_Timer():calculation the (On Period) and (Off period) for all sources 
'InitValues():         Loading the default values for starting the program 
 
********************************************************************* 
Dim BinB As Integer, CSCP As Integer 
Dim xON() As Integer, xOFF() As Integer, xSample() As Integer, TotalSAMPLE, Ss As 
Integer 
Dim SimTrafficON() As Integer 
Dim SimTrafficOFF() As Integer 
Dim SimTrafficTYPE() As Integer 
Dim PerON() As Integer, perOFF() As Integer, PerTYPE() As Integer 
Dim MemVal, MemA, MemB, TrafficA, TrafficB 
Dim LossVal, LossA, LossB As Integer 
Dim TOTAL_MEMORY As Integer, Total_SOURCE_IN As Integer 
Dim Y, vChkEnd As Integer 
Dim TotalCell As Double 
Dim CellCn As Integer 
Dim MXQ As Integer 
 
Private Sub Form_Load() 
                                                                    'Begin the program by showing the form 
Form1.Show 
CSCP = 1                                                   'Value for Complete sharing or complete 
partitioning  
BinB = 1                                                    'Value for Balance or unbalance traffic 
End Sub 
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Private Sub InitValues() 
                                                                    '** Resetting Variables and loading traffic  
                                                                          in arrays 
 
Label8.Caption = "" 
 
MXQ = Int(Text1.Text)                              'load maximum queue length 
MemVal = 0 
MemA = 0 
MemB = 0 
LossVal = 0 
LossA = 0 
LossB = 0 
TOTAL_MEMORY = Int(Text11.Text)    'Get memory size 
TotalSAMPLE = Int(Text22.Text)             ' Get total periods for (On and Off) 
Total_SOURCE_IN = Int(Text21.Text)     'Get total Source 
CellCn = 0 
TrafficA = 0 
TrafficB = 0 
vChkEnd = 0 
 
'***  Redimention the arrays for the new values 
 
ReDim xON(Total_SOURCE_IN), xOFF(Total_SOURCE_IN), 
xSample(Total_SOURCE_IN), PerON(Total_SOURCE_IN), 
perOFF(Total_SOURCE_IN), PerTYPE(Total_SOURCE_IN) 
ReDim SimTrafficON(Total_SOURCE_IN, TotalSAMPLE) As Integer 
ReDim SimTrafficOFF(Total_SOURCE_IN, TotalSAMPLE) As Integer 
ReDim SimTrafficTYPE(Total_SOURCE_IN, TotalSAMPLE) As Integer 
 
'*** Reset the counter for the period On and Off for all sources 
 
For Y = 1 To Total_SOURCE_IN 
xON(Y) = 0 
xOFF(Y) = 0 
xSample(Y) = 1 
Next Y 
 
Randomize                                                         'Seed the internal random generator 
TotalCell = 0 
 
'*** Loading traffic for all sources 
 
For Y = 1 To Total_SOURCE_IN 
For x = 1 To TotalSAMPLE 
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SimTrafficON(Y, x) = ExpRand(24)                'The On Period 
SimTrafficOFF(Y, x) = ExpRand(72)               'The Off Period 
 
If BinB = 1 Then                                               ' Loading balance traffic 
SimTrafficTYPE(Y, x) = Rand(0, 1) 
Else 
If Y <= 10 Then                                     ' Loading inbalance traffic 
SimTrafficTYPE(Y, x) = 0        ' For output to port type A 
Else 
SimTrafficTYPE(Y, x) = 1        ' For output to port type B 
End If 
End If 
Next x 
Next Y 
 
'*** Loading the first periods in traffic 
 
For Y = 1 To Total_SOURCE_IN 
PerON(Y) = SimTrafficON(Y, 1) 
perOFF(Y) = SimTrafficOFF(Y, 1) 
PerTYPE(Y) = SimTrafficTYPE(Y, 1) 
Next Y 
 
End Sub 
 
'*** A Timer Object Execute every 1 melisecond 
 
Private Sub InPORT_Timer() 
For Y = 1 To Total_SOURCE_IN 
If xON(Y) < PerON(Y) Then 
xON(Y) = xON(Y) + 1 
If CellCn > 2 Then ' Wait 2 interarrival time 
MemIN ' Goto sub 
CellCn = 0 
Else 
CellCn = CellCn + 1 
End If 
Else 
CountOff 
End If 
Next Y 
 
End Sub 
 
Private Sub MemIN() 
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'*** Check for memory types 
 
If CSCP = 1 Then 
CS_MEMORY                                       'Goto complete sharing Sub 
End If 
If CSCP = 2 Then 
CP_MEMORY                                        'Goto complete partioning Sub 
End If 
If CSCP = 3 Then 
MXQ_MEMORY                                     'Goto maximum quelenght Sub 
End If 
End Sub 
 
Private Sub MXQ_MEMORY() 
 
 
'*** Maximun quelenght sub 
 
If PerTYPE(Y) = 0 Then                                   'Check for Type A 
TotalCell = TotalCell + 1 
If MemA < (TOTAL_MEMORY - MemB) And MemA < MXQ Then 
MemVal = MemVal + 1 
MemINType 
Else 
LossVal = LossVal + 1 
TrafficA = TrafficA + 1 
LossA = LossA + 1 
End If 
End If 
 
If PerTYPE(Y) = 1 Then                                   'Check for type B 
TotalCell = TotalCell + 1 
If MemB < (TOTAL_MEMORY - MemA) And MemB < MXQ Then 
MemVal = MemVal + 1 
 
MemINType 
Else 
LossVal = LossVal + 1 
    TrafficB = TrafficB + 1 
LossB = LossB + 1 
End If 
End If 
 
End Sub 
 
Private Sub CP_MEMORY() 
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'*** Complete partioning Sub 
 
If PerTYPE(Y) = 0 Then                                    'Check for memory type A 
TotalCell = TotalCell + 1 
If MemA < (TOTAL_MEMORY / 2) Then 
MemVal = MemVal + 1 
MemINType 
Else 
LossVal = LossVal + 1 
TrafficA = TrafficA + 1 
LossA = LossA + 1 
`End If 
End If 
 
If PerTYPE(Y) = 1 Then                                    'Check for memory type B 
TotalCell = TotalCell + 1 
If MemB < (TOTAL_MEMORY / 2) Then 
MemVal = MemVal + 1 
MemINType 
Else 
LossVal = LossVal + 1 
TrafficB = TrafficB + 1 
LossB = LossB + 1 
End If 
End If 
End Sub 
 
Private Sub CS_MEMORY() 
                                                                        'Code For complete sharing 
 
If MemVal < TOTAL_MEMORY Then 
MemVal = MemVal + 1 
TotalCell = TotalCell + 1 
MemINType 
Else 
TotalCell = TotalCell + 1 
LossVal = LossVal + 1 
If PerTYPE(Y) = 0 Then 
LossA = LossA + 1 
TrafficA = TrafficA + 1 
End If 
If PerTYPE(Y) = 1 Then 
LossB = LossB + 1 
TrafficB = TrafficB + 1 
End If 
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End If 
End Sub 
 
'*** Proccess memory type A or B 
 
Private Sub MemINType() 
If PerTYPE(Y) = 0 Then 
MemA = MemA + 1 
TrafficA = TrafficA + 1 
End If 
    
If PerTYPE(Y) = 1 Then 
MemB = MemB + 1 
TrafficB = TrafficB + 1 
End If 
End Sub 
 
'*** Count the Off periods 
 
Private Sub CountOff() 
If xOFF(Y) < perOFF(Y) Then 
xOFF(Y) = xOFF(Y) + 1 
                                                                          'Just wait 
Else 
CheckSamples 
End If 
End Sub 
 
 
'*** Check for the end of period in sources 
 
Private Sub CheckSamples() 
If xSample(Y) < TotalSAMPLE Then 
'Loading new (On) period 
xSample(Y) = xSample(Y) + 1 
PerON(Y) = SimTrafficON(Y, xSample(Y)) 
            perOFF(Y) = SimTrafficOFF(Y, xSample(Y)) 
            PerTYPE(Y) = SimTrafficTYPE(Y, xSample(Y)) 
            xON(Y) = 0 
            xOFF(Y) = 0 
            Label4.Caption = ((xSample(1))) 
Else 
StopTimer 
End If 
End Sub 
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Private Sub Option1_Click() 
BinB = 1 'Set balance traffic 
End Sub 
 
Private Sub Option2_Click() 
BinB = 2                                                             'Set inbalance traffic 
End Sub 
 
Private Sub Option3_Click() 
CSCP = 1                                                            'Set complete sharing memory 
End Sub 
 
Private Sub Option4_Click() 
CSCP = 2                                                           'Set complete partioning memory 
End Sub 
 
Private Sub Option5_Click() 
CSCP = 3                                                           'Set memory with maximum quelenght 
End Sub 
 
'*** Proccess memory out 
 
Private Sub OutPort_Timer() 
MemOUT 
End Sub 
 
 
 
'*** Get valuse out of memory 
 
Private Sub MemOUT() 
If MemA > 0 Then 
     MemVal = MemVal - 1 
     MemA = MemA - 1 
End If 
 
If MemB > 0 Then 
     MemVal = MemVal - 1 
   MemB = MemB - 1 
End If 
End Sub 
 
'*** Stop the counters and display result 
 
Private Sub StopTimer() 
    InPORT.Enabled = False 
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    OutPORT.Enabled = False 
    Label8.Caption = "Samples End" 
     
    AddResult 
End Sub 
 
'*** Display Result 
 
Private Sub AddResult() 
List1.AddItem "Source(" & Text21.Text & ")    -    TotalLoss= " & LossVal & " / " & 
TotalCell & "    -    LossA= " & LossA & " / " & TrafficA & "     -    LoassB= " & LossB 
& " / " & TrafficB 
End Sub 
 
'*** Stop the timers object 
 
Private Sub Command1_Click() 
InPORT.Enabled = False 
OutPORT.Enabled = False 
AddResult 
End Sub 
 
'*** Start the timers object 
 
Private Sub Command2_Click() 
InitValues 
InPORT.Interval = Text9.Text 
OutPORT.Interval = Text10.Text 
Label4.Caption = 0 
InPORT.Enabled = True 
OutPORT.Enabled = True 
 
End Sub 
 
'*** Get radnom number 
 
Private Function Rand(ByVal Low As Long, ByVal High As Long) As Long 
Rand = Int((High - Low + 1) * Rnd) + Low 
End Function 
 
'*** Get random number with exponential distribution 
 
Private Function ExpRand(Mean As Double) As Double 
u = Rnd 
ExpRand = Int(((-Mean) * Log(1 - u))) 
End Function 
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